Graphene is emerging as a promising material for future electronics and optoelectronics applications due to its unique electronic structure. Understanding the graphene-dielectric interaction is of vital importance for the development of graphene field effect transistors (FETs) and other novel graphene devices. Here, we extend the exploration of substrate dielectrics from conventionally used thermally grown SiO 2 and hexagonal boron nitride films to technologically relevant deposited dielectrics used in semiconductor industry. A systematic analysis of morphology and optical and electrical properties was performed to study the effects of different substrates (SiO 2 , HfO 2 , Al 2 O 3 , tetraethyl orthosilicate (TEOS)-oxide, and Si 3 N 4 ) on the carrier transport of chemical vapor deposition-derived graphene FET devices. As baseline, we use graphene FETs fabricated on thermal SiO 2 with a relatively high carrier mobility of 10 000 cm 2 /(V s). Among the deposited dielectrics studied, silicon nitride showed the highest mobility, comparable to the properties of graphene fabricated on thermal SiO 2 . We conclude that this result comes from lower long range scattering and short range scattering rates in the nitride compared those in the other deposited films. The carrier fluctuation caused by substrates, however, seems to be the main contributing factor for mobility degradation, as a universal mobility-disorder density product is observed for all the dielectrics examined. The extrinsic doping trend is further confirmed by Raman spectra. We also provide, for the first time, correlation between the intensity ratio of G peak and 2D peak in the Raman spectra to the carrier mobility of graphene for different substrates. V C 2014 AIP Publishing LLC. [http://dx
I. INTRODUCTION
Graphene, the exemplary 2-D material with excellent electronic, 1-3 optical, 4, 5 and thermal transport 6 properties holds promise for radio frequency applications and novel nanoelectronic concepts such as "electron optics" devices. 7, 8 Mobility of carriers greater than 10 6 cm 2 /(V s) 9 has been achieved by suspending exfoliated graphene flakes and driving off the impurities. However, chemical vapor deposition (CVD)-derived graphene supported on technologically relevant dielectric substrates has relatively low room temperature (RT) mobility of $10 3 cm 2 /(V s). 10 Given the very weak electron-phonon coupling in graphene of up to 400 K, 11 the degradation of the electrical transport properties has been attributed to disorder in the graphene and environmental effects, including charged impurities, 12, 13 remote optical phonons, 14, 15 lattice defects, 16 surface roughness, 17 and resonant scattering centers. 18 Recently, hexagonal boron nitride (h-BN) was identified as a substrate that allows high graphene mobility (as high as $40 000 cm 2 /(V s)) 19, 20 because it is atomically flat and is free of dangling bonds and charge traps. Unfortunately, single-crystalline h-BN is not currently available in large area.
To allow the integration of graphene for both active and passive circuit components, deposited dielectric films that allow high mobility are needed. It was reported that depositing high-j dielectric on graphene could enhance the mobility by reducing remote charge impurity scattering, 21 while other groups predicted surface phonon modes arising from the high-j dielectric would wash out this advantage. 14, 22 Therefore, we have set-out to develop a better understanding of scattering mechanisms on technologically relevant deposited dielectric substrates, including high-j films. Our benchmark structure is graphene on thermally grown SiO 2 , where we have achieved high RT mobility (10 000 cm 2 /(V s)) by optimizing the graphene growth and transfer processes. Using graphene on thermally grown SiO 2 as base line, we systematically examine the properties of graphene devices fabricated on several technologically relevant substrates (HfO 2 , Al 2 O 3 , tetraethyl orthosilicate (TEOS)-oxide, SiO 2 , Si 3 N 4 ). We examined over 8 devices per substrate. We present representative data and, where possible, we also show their ranges.
II. EXPERIMENTAL
Graphene was synthesized on copper foils using a CVD growth technique in a commercially available hot walled quartz tube (2.5 in. diameter) furnace (Firstnano Easytube 3000). The starting material was a 25 lm thick copper foil (99.8%, Alfa Aesar). It was cleaned in acetone and isopropanol (IPA) sonic bath for 3 min each, followed by soaking in acetic acid for 30 min to remove surface oxide. It was rinsed in deionized (DI) water and dried by N 2 prior to loading it into the quartz furnace. Next, we evacuated the furnace to 1 mTorr and filled with H 2 (50 sccm) and Ar (80 sccm) and pre-annealed at 1035
C for 1 h to further clean the surface and increase the Cu grain size. For growth, a mixture of Ar (120 sccm), H 2 (7 sccm), and methane (5 sccm) was a)
Author to whom correspondence should be addressed. Electronic mail: jlee1@albany.edu. introduced into the tube at 1035 C for 3 min at 200 m Torr. Keeping the same temperature and the pressure, the mixture was altered to H 2 (10 sccm) and methane (50 sccm) for 50 min for further growth. Finally, the furnace was cooled down slowly to 60 C in H 2 and Ar. Graphene on the backside of the Cu foil was etched away by oxygen plasma before its transfer on to substrates. The transfer process started with spin coating of poly(methyl methacrylate) (PMMA) (950 A4) at 2500 rpm on the graphene, followed by the application of a thermal release tape with a predefined window cut into the tape. The copper substrate was etched in ammonia persulfate. The suspended graphene/PMMA within the tape window was cleaned with DI water and dried in IPA vapor. The completed stack was then applied onto the substrate. On a smooth surface, such as thermally grown SiO 2 , graphene can be brought into intimate contact with SiO 2 after heating to 130 C to release the tape. For rough surfaces, such as in deposited CVD oxide (TEOS), the substrate was ramp heated on a hot plate slowly from 100 C to 160 C and kept at 160 C for 5 min. All samples were cooled in air and eventually the PMMA was removed using acetone.
Graphene field effect transistors (FETs) devices were fabricated using a conventional photolithography process. First, graphene was patterned using a positive photoresist, followed by etching of unwanted graphene regions by oxygen plasma. Second, the electrodes were patterned on graphene using image reversal photoresist, followed by metal evaporation and lift-off process.
All electrical data were measured using Keithley S4200 in a Lakeshore vacuum-cryostat probe station at room temperature, after an in-situ annealing at 122 C for 4 h in vacuum atmosphere of 10 À5 Torr. The Raman spectra were acquired after electrical measurements using HORIBA JOBIN YVON LabRAM HR 800 Raman spectrometer with a 532 nm laser excitation source. Atomic force microscope (AFM) images were obtained from scanning probe station with a tapping mode tip (Nanosensors PPP-NCH-10).
III. RESULTS AND DISCUSSION
Large-area polycrystalline graphene was grown on copper foils using a CVD technique following a two-step 23 and extended time 24 growth procedure. A number of different techniques have been reported in the literatures to transfer the graphene onto a substrate. A water-based transfer procedure is frequently used. This transfer process, however, has been reported to cause degradation in electrical properties, which could be mitigated by using IPA 10 instead of water. A possible cause for this degradation is trapped water molecules or inadvertent incorporation of chemical residuals between graphene and the substrate during the aqueous transfer process. Another procedure uses thermal release tape. We found, however, that a dry transfer process 25 using thermal release tape left tape residuals on graphene.
In the present work, we avoided these problems by using the following procedure that yielded devices with high mobility: After spinning on a layer of PMMA onto graphene and etching the copper substrate, we dried the graphene prior to transferring it onto different substrates. A similar dry transfer method 26 has been demonstrated to provide graphene with high carrier mobility. All the substrates used in this work were deposited in our 300 mm semiconductor wafer line. To analyze the properties of graphene on these substrates, we first investigated the morphology and its impact on the adhesion properties of graphene by taking AFM images in the tapping mode. Figs. 1(a) and 1(b) show the surface topography images with and without the graphene, respectively. The height distribution of these topography images can be fitted well by a Gaussian function and they are shown in Fig. 1(c) . The roughness of the surface was characterized by the standard deviation r of the height distribution, which is given by full-width at half-maximum (FWHM) divided by 2.36. For all the as-deposited substrates, the surface roughness is estimated to be approximately 0.3-0.45 nm, except TEOS which had a value of 1 nm. The roughness increases slightly after transferring graphene onto the substrates, which might be caused by chemical residuals. Because of the relatively narrow variation in r among the substrates (except TEOS), we exclude strain arising from surface roughness as a possible cause of the variations we report below. As seen in Fig. 1 , graphene on thermal SiO 2 and Si 3 N 4 showed relatively smooth surface morphology, while graphene on HfO 2 and Al 2 O 3 showed regions with wrinkles. The wrinkles typically have a height of about 4 nm and a separation of a few hundred nanometers. Although some have proposed that wrinkles 27 are an intrinsic morphology of graphene when it is grown on Cu foil, our study suggests that other factors, such as the type of substrates and transfer methods, also contribute to their formation. These wrinkles can lead to anisotropic transport along and across the wrinkles, 28 and thus HfO 2 and Al 2 O 3 may not be preferred from this stand point. Our study also suggests that surface roughness has a large impact on graphene adhesion. We observe lots of tears in graphene, which lowers device yield, when it is placed on the TEOS substrate. Thus, we suggest that substrates with surface roughness greater than 1 nm are not suitable for high performance graphene device applications. Although we include the data from TEOS, we do not analyze them in detail due to low device count.
We now examine the electrical transport properties of graphene FETs fabricated on the different substrates. The conditions used to test these devices are described in the experimental section. In order to eliminate run-to-run variations, the graphene films used in these measurements were taken from the same batch. All graphene FETs, shown in Fig. 2(a) , are patterned into 8 lm long and 4 lm wide channels. Fig. 2(a) shows the conductivity r plotted against the carrier density n induced by the back gate, offset by the charge neutrality point (n g À n CNP ). The bias was adjusted to achieve a similar range in the induced carrier density for the different substrates. To accurately measure the carrier density, we also measured the capacitance. We obtained 35.71, 34.14, 36.06, 34.52, and 68.83 nF/cm 2 for HfO 2 , Al 2 O 3 , TEOS, SiO 2 , and Si 3 N 4 films, respectively, which are close to their theoretical values. As Fig. 2(a) shows different substrates have significantly different electrical behavior.
We fit the sub-linear behavior of rðnÞ using a model that incorporates randomly distributed Coulomb impurity and short range scattering mechanisms, 29, 30 as described by Eq. (1). This model captures the important aspects of graphene transport, including the minimum conductivity around the charge neutrality point, linear density-dependent conductivity above the puddle-density dominated regime, and sublinear density-dependent conductivity at higher carrier density. By fitting our data to Eq. (1), we extract three parameters, which are discussed below
Here, n 0 is the intrinsic carrier density, l L is the densityindependent mobility from long range scattering, and q sc is the resistivity contribution from short range scattering processes. This model fits the experimental data for all the substrates we have examined. They are shown as solid lines in Fig. 2(a) . Since we used identically processed graphene, we associate the variation in the transport properties to the variation in the parameters in Eq. (1), which are particular to each substrate.
In Fig. 2(b) , l L is significantly higher for graphene on SiO 2 and Si 3 N 4 than on HfO 2 and Al 2 O 3 . Concomitantly, the intrinsic carrier density is lower for graphene on SiO 2 and Si 3 N 4 than on HfO 2 and Al 2 O 3 , as we show in Fig. 2(c) .
Using these values, we plot density-independent mobility, for both holes and electrons, against the intrinsic carrier densities for different substrates in Fig. 3(a) . We find that the product of density-independent mobility and intrinsic carrier density is a constant for the substrates we examined, with l L Â n 0 % 2:56 Â 10 15 =ðV sÞ, which is the central result of our work. This implies a universal behavior between density-independent mobility, primarily arising from long range scattering mechanisms, and density fluctuations near the charge neutrality point. The long-range disorder could come from charged impurities. 12, 31, 32 The difference in the substrate-dependent charged impurities could be explained by the variation in the surface chemistry 33 or electronic defects introduced during film deposition processes. 34 We also observed the presence of conduction asymmetry 12, 35 in all our graphene devices. This results in a difference between electron and hole mobility values, with an average electron-to-hole mobility ratio of $0.8 for SiO 2 , Si 3 N 4 , and Al 2 O 3 and a lower value of $0.54 for HfO 2 , as shown in the inset of Fig. 3(a) . Most of our graphene devices show negative shift in Dirac point, indicating that there are more positively charged impurities than negatively charged impurities in the system. In one report, it is shown that positively charged impurities scatter electrons more effectively than holes. 36 Thus, the asymmetry in mobility can be attributed to the asymmetry in scattering rate that preferentially scatters electrons more than holes, 37 although further studies are needed to study the origin of these scatterers. Here, we limit our discussion to the hole branch where we observe higher mobility but a notable difference in q sc for different substrates. In Fig. 2(d) , we show that q sc for hole branch increases linearly with increasing j. It is understood that the conductivity of graphene at high-density regime is nonuniversal 38 with substrates, where many scattering mechanisms compete depending on the disorder density range. 31 In our data, the contribution of q sc to the resistivity of graphene at high-density regime ranges from about 50%, for SiO 2 , to about 80%, for HfO 2 , suggesting that this is the dominant scattering mechanism over the long rang scattering. Thus, we attribute the differences in q sc to variations in the short range scattering, which is likely related to polar optical phonon scattering, from the substrates. The resistivity due to short range scattering has similar values for graphene on SiO 2 and h-BN, although the exact mechanism for the short range scattering is still not known. 19 The similarity in their resistivity values should be compared to the similarity in the values of their static dielectric constants. In general, the higher the static dielectric constant, the higher is the phonon scattering rate. 22 Thus, we attribute the increase in q sc with increasing dielectric constant to the increased surface optical phonon scattering rates from the substrates. Furthermore, Al 2 O 3 and HfO 2 have much lower activation energy for surface-phonon modes while Si 3 N 4 has the same activation energy as that for h-BN. We conclude that high-j dielectric films are not favored due to the high charged impurities and high short range scattering rates. We also conclude that Si 3 N 4 is the best dielectric substrates for graphene among the technologically important dielectric substrates we have investigated.
Finally, a systematic study of Raman spectra on graphene channels on different substrates is shown in Fig. 4 . The Raman spectra were taken on the same devices used for the electrical measurements. Fig. 4(a) shows representative Raman spectra after normalizing them to the 2D peak height. The characteristic peaks of graphene are the D peak near 1300-1350 cm
À1
, the G peak near 1580-1590 cm
, and the 2D peak near 2600-2700 cm
. 39 The G and 2D peaks provide information on doping, layer number, and strain, and the D peak is only activated in graphene with lattice defects. 40 The D peak is very small on all the substrates we examined, indicating that the graphene quality is high. In order to obtain a more quantitative understanding, statistical analysis of the peak parameters (Table I) was performed, which were based on 15-20 spectra from each substrate and fitting of these peaks to a Gaussian function.
Scatter plots of the Raman peak parameters are shown in Figs. 4(b) and 4(c) . In Fig. 4(b) , the G and 2D peak positions (x G and x 2D ) are plotted. The G peak is upshifted for all the substrates from the G peak position of an undoped graphene. 39 Only TEOS substrates show results indicative of an undoped graphene, although the scatter in the data is large. Generally, the upshift of the G peak position in the Raman spectra is ascribed to doping 41 or compressive strain. 42 However, a compressive strain for graphene supported on thermally grown SiO 2 was reported to be very small. 43 Thus strain can be ruled out as the cause of the difference in the peak positions for SiO 2 , Si 3 N 4 , HfO 2 , and Al 2 O 3 substrates given the similarity in the surface roughness, as seen in Fig. 1(b) . The simultaneous upshifts of G peak and 2D peak can therefore be solely explained by doping from the interfacial properties of the substrates. Specifically, the Raman data suggest smaller doping for SiO 2 and Si 3 N 4 , and larger doping for HfO 2 and Al 2 O 3 . However, on TEOS, the downward shift for both the G and 2D peak positions, likely caused by strain, 42 can be attributed to the roughness of the substrate. We also attribute the larger variation in the peak parameters to the rough surface. The peak intensity ratio I 2D /I G plotted against the G peak position in Fig.  4(c) confirms the increased doping trend we observe with different substrates, in the following order of increased doping: SiO 2 , Si 3 N 4 , HfO 2 , and Al 2 O 3 .
The increased doping also leads to stiffening of the Gband, 40 which is shown in the FWHM of its peak (C G ) in Table I . On the other hand, a higher value of FWHM of the 2D peak (C 2D ) was proposed to correlate with higher amplitudes of charge fluctuations 33 due to electron-hole puddles. The size of such electron-hole puddles for graphene on SiO 2 has been measured to be $20 nm in diameter 44 by scanning tunneling spectroscopy. Thus, Si 3 N 4 could have similar sizes of electron-hole puddles as SiO 2 , and Al 2 O 3 may have even smaller puddle sizes.
To shed further light, we explore the correlation between electrical properties and Raman spectra. Intensity ratio I 2D /I G and the peak position of G peak are plotted against density-independent mobility in Fig. 5(c) . The Raman peak intensity ratio I 2D /I G and the G peak position strongly correlates to the graphene hole mobility. Graphene on SiO 2 has the highest I 2D /I G ratio and the least upshift in x G . This is indicative of low doping and leads to the highest observed mobility. Next, substrates in the order of decreasing mobility are Si 3 N 4 , HfO 2 , and Al 2 O 3 . Both higher I 2D /I G and less upshift indicate less doping level in the graphene film. Therefore, we conclude that carrier mobility of graphene is dominated by doping. This conclusion agrees well with our earlier argument in Fig. 3 that mobility is limited by intrinsic carrier density in graphene. 
IV. CONCLUSIONS
In summary, we have studied the effects of technologically relevant substrates on the transport properties of CVD derived graphene-based FET devices, produced using an optimized dry transfer and fabrication processes. The substrates influence the morphology of graphene, the doping, and the scattering of carriers. Thermally grown SiO 2 substrate produced the highest mobility. Among the deposited films, Si 3 N 4 proved to be the most suitable substrate for graphene, compared to Al 2 O 3 , HfO 2 , and TEOS-oxide, which were the other substrates we examined. We found clear correlation on hole mobility to impurity density and short range scattering. A universal product of mobility and intrinsic carrier density was observed for all the substrates, which implies that the carrier mobility in graphene is largely limited by charged impurities. This dependence was also confirmed in the Raman spectra. On different substrates, we found the mobility to increase with increasing intensity ratio of I 2D /I G and a redshift of G peak position. This relation can be used as a simple measure to determine the quality of substrates and surface treatment on the electrical properties.
